University of Nebraska - Lincoln

DigitalCommons@University of Nebraska - Lincoln
Peter Dowben Publications

Research Papers in Physics and Astronomy

2018

Towards a Strong Spin–Orbit Coupling Magnetoelectric Transistor
Peter Dowben
University of Nebraska - Lincoln, pdowben@unl.edu

Christian Binek
University of Nebraska-Lincoln, cbinek@unl.edu

Kai Zhang
University of Science and Technology of China, Hefei

Lu Wang
University of Science and Technology of China, Hefei

Wai-Ning Mei
University of Nebraska at Omaha, physmei@unomaha.edu

See next page for additional authors

Follow this and additional works at: https://digitalcommons.unl.edu/physicsdowben
Part of the Atomic, Molecular and Optical Physics Commons, Condensed Matter Physics Commons,
Engineering Physics Commons, and the Other Physics Commons

Dowben, Peter; Binek, Christian; Zhang, Kai; Wang, Lu; Mei, Wai-Ning; Bird, Jonathan P.; Singisetti, Uttam;
Hong, Xia; Wang, Kang L.; and Nikonov, Dmitri, "Towards a Strong Spin–Orbit Coupling Magnetoelectric
Transistor" (2018). Peter Dowben Publications. 274.
https://digitalcommons.unl.edu/physicsdowben/274

This Article is brought to you for free and open access by the Research Papers in Physics and Astronomy at
DigitalCommons@University of Nebraska - Lincoln. It has been accepted for inclusion in Peter Dowben
Publications by an authorized administrator of DigitalCommons@University of Nebraska - Lincoln.

Authors
Peter Dowben, Christian Binek, Kai Zhang, Lu Wang, Wai-Ning Mei, Jonathan P. Bird, Uttam Singisetti, Xia
Hong, Kang L. Wang, and Dmitri Nikonov

This article is available at DigitalCommons@University of Nebraska - Lincoln: https://digitalcommons.unl.edu/
physicsdowben/274

digitalcommons.unl.edu

Towards a Strong Spin–Orbit Coupling
Magnetoelectric Transistor

Peter A. Dowben,1 Christian Binek,1 Kai Zhang,2
Lu Wang,2 Wai-Ning Mei,3 Jonathan P. Bird,4

Uttam Singisetti,4 Xia Hong,1 Kang L. Wang,5
& Dmitri Nikonov6 (Senior Member, IEEE)

1 Department of Physics and Astronomy, University of Nebraska–Lincoln,
Lincoln, NE 68588 USA
2 CAS Key Laboratory of Materials for Energy Conversion, Department of
Materials Science and Engineering, University of Science and Technology
of China, Hefei 230026, China
3 Department of Physics, University of Nebraska at Omaha, Omaha, NE
68182-0266 USA
4 Department of Electrical Engineering, University at Buffalo, Buffalo, NY
14260 USA
5 Department of Electrical Engineering, University of California at Los Angeles,
Los Angeles, CA 90095 USA
6 Components Research, Intel Corporation, Hillsboro, OR 97124 USA
Corresponding author — D. Nikonov, email dmitri.e.nikonov@intel.com

Abstract

Here, we outline magnetoelectric (ME) device concepts based on the voltage control
of the interface magnetism of an ME antiferromagnet gate dielectric formed on a
very thin semiconductor channel with large spin–orbit coupling (SOC). The emphasis
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of the ME spin field-effect transistors (ME spin FET) is on an antiferromagnet spin–
orbit read logic device and a ME spin-FET multiplexer. Both spin-FET schemes exploit
the strong SOC in the semiconducting channel materials but remain dependent on
the voltage-induced switching of an ME, so that the switching time is limited only
by the switching dynamics of the ME. The induced exchange field spin polarizes
the channel material, breaks time-reversal symmetry, and results in the preferential
charge transport direction, due to the spin–orbit-driven spin-momentum locking.
These devices could provide reliable room temperature operation with large on/
off ratios, well beyond what can be achieved using magnetic tunnel junctions. All
of the proposed device spintronic functionalities without the need to switch a ferromagnet, yielding a faster writing speed (~10 ps) at a lower cost in energy (~10
aJ), excellent temperature stability (operational up to 400 K or above), and requiring far fewer device elements (transistor equivalents) than CMOS.
Keywords: Magnetoelectric (ME) transistor, nonvolatile logic and memory, spin–
orbit coupling (SOC)

I. Introduction
Modern dynamic random access memory elements are volatile and
require frequent refresh power. On the other hand, a solid-state device with a magnetically ordered state could be engineered into a
memory or logic element whose information is nonvolatile. For example, magnetic random access memories (MRAMs) are advanced
in terms of access time and endurance and do not require continued power to store information. MRAMs have significant deficiencies, however, in terms of power consumption due to their high writing energy. Although major advances have been achieved in recent
years by progressing from switching via Oersted fields to spin transfer or spin–orbit torques, these devices still require large current
densities [1]–[5]. Current densities in excess of 1 MA/m2 are required
for writing of the magnetic state in spin-transfer-torque memory
elements [6] and, consequently, are not energy efficient. Conventional schemes of nonvolatile magnetic memories and logic largely
rely on the functionality of magnetic tunnel junctions (MTJs)—key
devices of modern spintronic technologies. MTJ operation is based
on the switching of a free ferromagnetic (FM) layer, resulting in a
change of its tunneling resistance. The speed of this operation is
determined by the time required to rotate the magnetization of the
nanomagnet, which is typically a few nanoseconds. This is nearly
3 orders in magnitude slower than the time required to charge a
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capacitor, as implemented in complementary metal–oxide–semiconductor (CMOS) field-effect transistors (FETs).
Based on the discussion above, it would be desirable, on the one
hand, to provide nonvolatility of the state variable of the device, and
on the other hand, be able to switch this state with low power and
high speed. By adopting a transistor geometry, based solely on the
switching of a magnetoelectric (ME), switching speed can be limited only by the switching dynamics of that material, thereby avoiding the long delay times plaguing other spintronic devices that rely
on the slower switching delay (as long as 5 ns) of a FM layer. Moreover, the devices discussed here promise to provide a unique FETbased interface for input–output of other novel computational devices that depend on magnetics (e.g., magnetic cellular logic [7]).
This is spintronics without a ferromagnet, with faster write speeds
(<20 ps/1 bit of a full adder), at a lower cost in energy (<200 aJ/1 bit
of a full adder), greater temperature stability (operational to 400 K
or more), and scalability, requiring far fewer device elements (transistor equivalents) than CMOS.
ME materials also provide a unique way to read out and transmit
information through roughness-insensitive boundary magnetization,
which is intrinsically coupled to the anti-FM order. As has been demonstrated in [8] and [10]–[15], electrical switching of the AFM order parameter is accompanied by reversal of boundary magnetization, which
allows for a plethora of functionalities and novel device concepts.
More conventional ME spin transistors have been proposed previously [16]–[19], but those studies have not emphasized the value of
using a narrow channel conductor with strong spin–orbit coupling
(SOC) to enhance the on/off ratio. Manipatruni et al. [20] proposed
a device based on the combination of an ME dielectric layer and an
SOC channel. However, that scheme does not involve direct coupling
between the ME and SOC materials. The latter is used as a transduction mechanism from the state of a ferromagnet to an electric signal.
Another proposed device scheme involves the detection of the interface spin current due to the anomalous Hall effect in a paramagnetic
layer on top of the ME chromia [11], [12], which also did not explicitly
exploit the spin-Hall effect of a conduction channel with large SOC.
There are several theoretical proposals to utilize voltage-controlled
exchange bias in heterostructures, which use an ME antiferromagnet and an exchange coupled FM layer as the fundamental building
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Figure 1. Scheme of AFSOR logic. (a) State with positive V1 applied and the surface
or interface magnetization of the ME gate Msurf pointing up. (b) State with negative
V1 applied and surface magnetization Msurf pointing down.

block of memory and logic devices [1], [21]–[36]. Exchange coupling
between the boundary magnetization of the antiferromagnet and the
FM layer allows for the voltage control of the latter’s magnetization,
which then serves as a nonvolatile state variable. This writing mechanism avoids dissipative currents and is thus energy efficient and inert
against detrimental effects from Joule heating. Symmetry constraints
rigorously imply that the reversal of magnetization, which is odd under time inversion, cannot be achieved by a quasi-static electric field,
which is even under time inversion. Pathways to overcome this fundamental problem include successive 90° magnetization rotation, timed
voltage pulses exploiting voltage-controlled anisotropy, and magnetization precession. In contrast, we employ small static applied magnetic field breaking time inversion when utilizing voltage-controlled
switching of boundary magnetization in ME antiferromagnets. The
symmetry breaking magnetic field can be as low as earth’s magnetic
field. The dipole field of a fixed ferromagnet can be utilized as a robust field source. For instance, the bottom metallic layer of the AFSOR
shown in Fig. 1 can be designed to be FM but exchange decoupled
thus serving as an electrode and magnetic field source.
The most commonly discussed readout mechanism relies on tunneling magnetoresistance (TMR), where the voltage-controlled FM
film constitutes the free layer of the TMR trilayer [1], [22]–[26], [31]–
[37]. Problems arise with leakage currents, canted magnetization (as
may occur with very high critical temperature MEs), and when scaling to very small dimensions. In the latter case, the AFM volume decreases. As a result, maintaining the required reversible ME energy for
switching requires an increase of the electric field. However, dielectric
breakdown prevents application of electric fields above a few MV/cm.
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II. Antiferromagnet Spin–Orbit Read (AFSOR) Logic Device
Switching of any induced spin polarization is a key element of the proposed ME spin-FET architectures that we discuss here. The idea is to
exploit voltage control of spin polarization that has been induced via
interface exchange in a thin semiconducting channel. The ME material
can be ferroelectric (e.g., BiFeO3) or a dielectric (e.g., Cr2O3). Switching of the induced spin polarization is virtually instantaneous, which
is the major advantage over the much slower precessional switching of remnant magnetization (typically a few nanoseconds, but no
faster than 178 ps [29] to 500 ps [38]). Switching speed is, therefore,
only limited by the reversal of the AFM order parameter. The higher
AFM resonance frequency indicates that switching of antiferromagnets is intrinsically much faster than switching of ferromagnets. The
onset of the source–drain current with voltage, i.e., transistor operation, will be extremely sharp, because the ME switching has a very
sharp nonlinear response to applied voltage [9], [39]. The antiferromagnet spin–orbit read (AFSOR) logic device structure (Fig. 1) has the
following intriguing features: the potential for high and sharp voltage
“turn on”; inherent nonvolatility of magnetic state variables; absence
of switching currents, which lowers power consumption; large on/off
ratios; and multistate logic and memory applications. The design will
provide reliable room temperature operation with large on/off ratios
well beyond what can be achieved using MTJs. The core idea here is
to use the boundary polarization of the ME to spin polarize or partly
spin polarize a narrower (very thin) semiconductor.
Requirements for the material are as follows:
1) large SOC;
2) topological protection of conducting states;
3) spin polarization control by voltage;
4) scalability, i.e., reasonable conduction even in narrow wires <10
nm.
The roughness-insensitive boundary magnetization at the interface between the ME film and the narrow channel semiconductor or
paramagnetic overlayer is strongly coupled to the bulk AFM order
parameter and follows the latter during voltage-controlled switching [8], [11], [12]. If the narrow channel conductor is sufficiently thin,
the transport channel will be spin polarized by a proximity effect [16],
[24], [40], [41]. Quantum–mechanical exchange coupling between the

D o w b e n e t a l . i n I E E E J. E x p l . S o l i d - S t a t e C o m p . D e v . & C i r c . 4 ( 2 0 1 8 )

6

boundary magnetization and the carrier spins in the narrow channel
of the FET can give rise to a damped precession of the spins injected
from the source of the FET. When utilizing channel materials with weak
SOC, such as graphene or Si, the effective exchange field of the voltage-controlled boundary magnetization is the sole source for spin
precession. If the semiconductor channel retains large SOC, then the
spin current, mediated by the gate boundary polarization, may be enhanced and, to some extent, topologically protected. The latter implies
that each spin current has a preferred direction. Modulated spin precession, and added functionality is possible if SOC is exploited, such as
in BiSeTe and the transition metal dichalcogenides (TMDs), as would
be the case in the ME multiplexer that is discussed later.
Both the AFSOR logic device and the ME spin-FET multiplexer (spinMUX) exploit the modulation of the spin–orbit splitting of the electronic bands of the semiconductor channel materials through a “proximity” magnetic field derived from a voltage-controlled ME material.
We utilize the electrically switchable and nonvolatile boundary magnetization of an ME antiferromagnet, such as chromia [8], to generate a voltage-controlled exchange field, which determines the carrier
spin in the conducting channel (Fig. 2). For a given remanent boundary magnetization, the exchange field will determine the spin state of
the carriers at the analyzer (drain) in concert with the length of the

Figure 2. Schematic of exchange splitting induced by the boundary magnetization
of an ME such as chromia, in a 2-D channel system with large SOC. The induced
polarization is altered at K+ and K– points of the Brillouin zone by a Zeeman-like
effect, so the channel, in a material like WSe2, is nearly 100% polarized at the top
of the valence band.
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Figure 3. Source to drain current versus voltage V1 in the AFSOR device of Fig. 1.
The SOC channel polarized in opposite directions (+ or –) by the ME gate.

channel (Fig. 1), while SOC could be exploited to determine the direction of current flow (Fig. 3). The combination provides a class of
nonvolatile digital circuits that resemble multiple collector bipolar
junction transistors [42] or might be considered as nonvolatile, lowpower merged transistor logic, but with the advantage of being a planar technology. With variants of the device of Fig. 3, where inversion
symmetry is not so strictly broken, one can imagine a modern version of multiplexer logic (MUX), with the added bonus of nonvolatility.
The operational procedure of the AFSOR logic device is outlined as
follows. To write the state, a positive or negative voltage V1 is applied
to the cell of Fig. 1. In response to the electric field associated with this
voltage, paraelectric polarization as well as the AFM order (L) in the
ME insulator (such as chromia, Cr2O3) are switched. Surface magnetization (Msurf ), tied to the value of L, polarizes the spins of carriers in the
SOC material and induces preferred conduction, i.e., much lower resistance, in only one direction along the SOC channel. In other words,
the influence of Msurf on the channel produces directionality of conduction, which is not possible through conventional gate dielectrics, as indicated in Fig. 3. The current versus voltage dependent on the direction of ME polarization is obtained by NEGF transport simulation [27]
in a 2-D ribbon with a width of 20 nm and a band mass of 0.1 me, for
illustration we assume a conservative value of exchange splitting of
0.1 eV, V3 – V2 = 0.1 V, at 300 K. To read the state, a positive or negative voltage V2 – V3 is applied between the source and drain of the devices. The charge current mainly flows in the low-resistance direction.
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The current conducted in the channel is used to charge the next stage
of capacitors, and in turn switch the AFM in these elements. Thus, the
AFSOR elements are easily cascaded. The use of a 2-D material as the
channel gives much better control of conductivity by boundary polarization Msurf. Unidirectional conductance has been demonstrated in a
ferromagnet/topological insulator heterostructure [43]; and a similar
effect in ferromagnet/spin-Hall metal heterostructure [44]. As noted
above, to break symmetry, the dipole field of a fixed ferromagnet can
be utilized. For the AFSOR, shown in Fig. 1, the bottom metallic layer
of the gate can be designed to be FM, but exchange decoupled thus
serving as electrode and magnetic field source. Quantum–mechanical exchange and the corresponding exchange field depend on orbital overlap giving rise to an exponentially fast decay with separation
of the exchange coupled atoms. The magnetic dipole field, in contrast, decays algebraically and is long range in comparison with the
exchange field. It is, therefore, straightforward to achieve decoupling
between a FM electrode and an adjacent antiferromagnet. An interlayer of just one unit cell of Al2O3 can effectively disrupt exchange interaction between the ferromagnet and the antiferromagnet and at
the same time serve as lattice matching seed layer for the epitaxial
growth of chromia.
This device exploits the spin of the electron (or hole) by utilizing
the nonvolatile switching of ME gates to influence the exchange splitting in a large atomic number Z and a narrow channel conductor with
SOC. Those include materials such as WSe2, HfS3, (Bi1–xSbx)2Te3, In4Se3,
In4Te3, or the electron gas that forms at the surface/interface of InP
and InAs, ideally systems where there is strong SOC. Nonvolatility in
such possible devices comes from the ME gate, while the ME sensing
effect comes from the voltage control of the large SOC. Spin-Hall effect as a means of translating SOC into spintronic devices has been
discussed for decades [45]–[47], but only realized fairly recently [48]–
[50] for 3-D materials and heterointerfaces, not narrow channel 2-D
materials where the effect might be expected to be much larger.
Compared to prior spin-logic devices, the advantages of AFOSR
are that the AFM order is not sensitive to external magnetic fields
and its switching is not affected by sidewall roughness. By avoiding a
ferromagnet channel and FM switching, the write operation is much
faster, ~3–20 ps [29], [51]. Switching of the induced spin polarization,
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therefore, has the major advantage to be virtually instantaneous when
compared with the precessional switching of remnant magnetization
(typically nanosecond but no faster than 178 ps [29] to 500 ps [38]),
In the proposed device scheme, even a single gated device would
enable high on/off ratios, as described [52], [53]. Since the spin current
undergoes a lateral force, spin up and down are separated and could
be “read” by “split drains,” although the use of spin-polarized drain
electrodes will clearly enhance the on/off ratio of the drain current and
the spin-Hall voltage (voltage at one drain minus the voltage at the
other drain). This spin-Hall voltage will be very material dependent.
In a material like WSe2, the spins would be defined perpendicular to
the plane, so that the magnetized drain electrode should, in the simplest implementation, have magnetization perpendicular to the plane
as well. This would align with the induced spin polarization from an
ME like chromia, which is also perpendicular to the plane. Note that
if a FM contact is used, there would be no “switching” of this contact,
in normal device operation.
The AFSOR (Fig. 1) device uses a Zeeman-like perturbation of the
SOC in the channel (schematically illustrated in Fig. 3, for a transition
metal dichalcogenide) to modulate spin polarization in the device. The
output is a voltage difference when SOC is “turned on” between the
two FM drain contacts due to the spin-Hall effect. This output voltage
can be modulated by the gate or gates (when top and bottom gated),
which influences the spin–orbit interaction in the channel. Such control will be especially effective when involving both top and bottom
gates. The spin-Hall voltage in the device can be increased by using
different FMs in the source and drain. By adopting a scheme based
solely on ME switching, its speed will be limited only by the switching dynamics of the ME (somewhere in the region of 10–100 ps [20]).
Magnetization in the conduction channel with SOC is switched by
precessional switching [54]. The effective spin polarization in inverse
Rashba–Edelstein effect is
Peff ~ w × λ/d ~ 60 nm × 0.5/3 nm ~ 10

(1)

where w is the width of the magnet, d is the thickness of the spin–orbit channel, and λ ~ 0.5 is the spin–orbit coefficient for Bi2Se3. Then
the charge required for switching is
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(2)

for a magnet with Ns = 104 spins (Bohr magnetons). Current delivered
by a present day transistor at a drain voltage of 0.1V can be as large
as 6 μA. Then, the pulse needed to conduct this charge can be shorter
than 20 ps, but depends critically on the leakage through the ME gate
dielectric—the greater the resistance of the ME, the faster the switching speed and the smaller the energy cost.
Transistors typically have better on/off ratios than a tunnel junction
device. As such, they have greater potential for use in logic devices,
than a spintronic device based on a tunnel junction. on/off current ratio in 2-D FETs is experimentally shown to extend up to 108 for MoS2
[55] and 106 for WSe2 [56], while magnetoresistance effect in MTJs
does not exceed 102. As the exchange splitting in the 2-D channel of
the transistor approaches the value of the surface potential change
in a FET, one expects similar on/off ratio.
The induced spin polarization of the channel can be altered by
changing the boundary polarization of the gates, and manipulated
by using the ME properties of the gates. The SOC can be changed
by the electric field across the channel, and the current channel can
be turned off by the net bias applied to the channel. This multistate
memory or logic is especially robust if the source is spin polarized as
well, although the magnetization of the source is by no means essential for the overall device to work, as spin injection is not essential. The advantage of this device over conventional spin-FET devices
is that the output voltage can be directly used to drive the next stage
in a circuit, without the need for additional devices. This will help in
reducing the device count in logic circuits. Another advantage of using channel materials with large SOC is that the SOC can lead to enhanced carrier mobility, as the spin flip scattering is then much suppressed at room temperature.
III. Magnetoelectric Spin-FET Multiplexer
In a variant of Fig. 1, where inversion symmetry is not as strictly broken
as in the case of Fig. 4, one can imagine a modern version of MUX,
with the added function of nonvolatility. The ME spin MUX (Fig. 4) also
exploits the modulation of the spin–orbit splitting of the electronic

D o w b e n e t a l . i n I E E E J. E x p l . S o l i d - S t a t e C o m p . D e v . & C i r c . 4 ( 2 0 1 8 )

11

Figure 4. Basic nonvolatile ME spin MUX, with FM source contacts. The thin channel conductor/semiconductor (blue) would be polarized (a) up or (b) down. (c)
Spin-polarized current in the opposite sense from the polarization induced by the
ME gate is blocked. Device considerations favor semiconductors with large SOC,
where the boundary polarization alters the SOC and polarizes the channel, as indicated in Fig. 5 [24], [51].

D o w b e n e t a l . i n I E E E J. E x p l . S o l i d - S t a t e C o m p . D e v . & C i r c . 4 ( 2 0 1 8 )

12

bands of the semiconductor channel through a “proximity” magnetic
field derived from a voltage-controlled ME material. Here, by using
semiconductor channels with large SOC, we expect to obtain a transverse spin-Hall current, as well as a spin current overall. Depending
on the magnitude of the effective magnetic field in the narrow channel, we anticipate two different operational regimes. Like the AFSOR
ME spin FET, the ME spin MUX in Fig. 4 uses SOC in the channel to
modulate spin polarization and hence the conductance (by spin) of
the device. There is a source–drain voltage and current difference, between the two FM source contacts, due to the spin-Hall effect when
SOC is present. This output voltage can be modulated by the gate or
gates, which influences the spin–orbit interaction in the channel especially when it is both top and bottom gated especially. The spinHall voltage in the device can be increased by using different FMs in
the source and drain.
In addition to being configured as a logic element, this device
can also be used to provide multivalued logic as the source can be
turned on or off either by different combinations of gate electrode
voltages, or by switching of the boundary polarization of the ME gate.
As a logical device, the ME spin MUX has two inputs—the direction
of magnetization in the channel as a result of the boundary polarization and the voltage at the gate. Up and down directions of magnetization are designated as “0” and “1.” Also the two directions of the
polarization (switched by voltage, e.g., 0 and 0.1 V) producing opposite values of SOC in the channel are designated as “0” and “1.” Note
that these states are nonvolatile, i.e., the state condition remains even
when the power is turned off. The advantage of this device over conventional spin- FET devices is that the output voltage can be directly
used to drive the next stage in a circuit, without the need for additional devices. This will help in reducing the device count in logic circuits. A schematic view of the variations of these ME devices is shown
in Fig. 4, which utilize the atomic-scale thickness of 2-D crystals for
spintronic applications. The on/off ratio of spin FETs is known to be
degraded by low spin injection efficiencies, as noted above, caused
by the spin-conductivity mismatch between their FM contacts and
the nonmagnetic (NM) semiconductor channel [57]. This mismatch
might be circumvented by inserting a thin tunnel barrier between the
FM contact and the semiconductor, allowing the barrier-related resistance to dominate.
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Several other types of devices in which a ferroelectric gate controls
a channel with spin orbital coupling are described in the supplementary material.
IV. Induced Polarization
While 2-D materials are an attractive channel material choice, because of the reduced source to drain “crosstalk” or leakage current
at very small spatial dimensions [58], [59], in the devices discussed
here, they are extremely attractive because they are atomically thin
and the induced polarization in the channel is very high, as indicated
in Fig. 2. This is essential to the device concepts just discussed, but
does not represent the limits imposed by the key challenges that must
be addressed.
Another challenge lies in maintaining the ME spin-FET device characteristics while scaling the device dimension to less than 10 nm. For
this purpose, we favor HfS3, In4Se3, In4Te3, or the electron gas that
forms at the surface/interface of InP and InAs as SOC channel materials, because they are likely to be scalable to spatial channel widths
of 10 nm or less. Concern about edge scattering has attracted the attention of theorists [60]–[65] and has been found to have a major influence in experiment [66]–[68]. The trichalcogenides, MX3, and other
transition metal trichalcogenides (TMTCs) such as In4X3 (X = Se, Te)
possess a unique quasi-1-D structure that makes devices scaled to dimensions less than 10 nm appear possible.
There are several reasons to seriously consider materials from the
transition metal TMTC family. These trichalogenide materials are also
layered materials but the edge structure and edge chemistry lend the
ribbon greater fidelity and fewer imperfections. While the topological
insulators may be suitable channel materials for the AFSOR logic device of Fig. 1, as they do exhibit a topologically protected spin current,
likely the better device performance will be achieved using TMTC’s.
The TMTC’s not only possess a unique quasi-1-D structure, but also
have promising semiconductor properties. For example, TiS3 has a
bandgap of ~1 eV [69], while In4Se3 has a direct bandgap of about
1.3 eV [70], [71] and an indirect gap of about 0.6 eV [72]–[74], making the bandgaps of both TiS3 and In4Se3 comparable to that of silicon
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(1.1 eV). Also, according to a recent theoretical study, in the direction
along TiS3 chains, titanium trisulfide is expected to have higher electron mobility of ~10,000 cm2/Vs [70]. HfS3, with a crystal structure similar to TiS3, will also possess highly anisotropic crystal structure and
might be a suitable choice TMTC material for the development of the
AFSOR logic device of Fig. 1, because of the expectation of large SOC
(the Z of Hf is far larger than that of Ti). This is extremely promising
because single-layer titanium trisulfide TiS3 FETs have been fabricated
[75]. These TMTC channel materials are viewed as advantageous as
they combined significant SOC and a minimum or edge scattering.
It should be noted that in the case of various topological insulators,
edge scattering will actually increase the influence of SOC, and a thin
layer TI will form a bandgap [76] thus, should the chemical potential
fall mid gap, retain the desire high on/off ratios. Without the bandgap, the topological insulator material/channel will act more like a
spin valve and suffer from a decrease in on/off ratio and spin fidelity,
in the limit of small spatial dimensions, in spite of the very large SOC.
As noted above, key to the ME devices is the proximity induced polarization [16], [24], [40], [41], [76]–[78] in the narrow (2-D) conduction
channel. Not all of the proposed 2-D semiconductor channel materials have been modeled, but as proof of principle, induced polarization in MoS2 and WSe2, in contact with chromia has been modeled,
as indicated in Fig. 5. We constructed a Cr2O3 (0001) slab model with

Figure 5. Induced spin polarization in WSe2, by the boundary magnetization of
chromia. The induced polarization is altered at K+ and K– points of the Brillouin
zone (Fig. 2), by a Zeeman-like effect, so the (a) WSe2 channel is nearly 100% at the
top of the valence band (for hole conduction) through (b) interaction with chromia.
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11 Cr layers and 10 O layers, in which the outmost layers are Cr ones,
in accordance with the previous studies [16]. For the heterostructures
of TMD monolayer on top of Cr2O3 (0001) slab, we adopted a 3 × 3
TMD supercell to match the 2 × 2 Cr2O3 (0001) slab supercell. The lattice mismatch for WSe2/Cr2O3 was 0.3%, which was applied to the lattice constant a of Cr2O3 (0001) slab in order to match the TMD supercells, since the electronic properties of TMDs are very sensitive to the
lattice constant a, whereas the bandgap changes of Cr2O3 (0001) slab
on lattice constant a are negligible.
All calculations were performed within the framework of the Vienna
ab initio simulation package VASP [79]–[81], a first-principle planewave code based on spin-polarized density functional theory (DFT).
The exchange correlation was treated with the Perdew–Burke–Ernzerhof functional [81], and the projector augmented wave method was
used to describe the interaction of electron ion. A plane-wave basis
set with the energy cutoff of 400 eV was adopted in the calculations.
The vdW corrections [82], [83] and dipole corrections [84], [85] were
performed for both heterostructures. To correct the strong on-site
electronic correlation, the DFTC U method was used for the Cr atoms
with U – J = 4 eV. The Brillouin zone integration is performed using
Monkhorst–Pack [86] 4 × 4 × 1 grid for geometry optimizations and
7 × 7 × 1 for static electronic structure calculations of TMD monolayers, and 3 × 3 × 1 for relaxation and static calculations of the Cr2O3
(0001) slab and heterostructures.
We found that there is a transfer of 0.36 electrons from chromia to
the MoS2 monolayer, but negligible charge transfer from chromia to
a WSe2 monolayer (0.04 electrons). In spite of the very small charge
transfer, chromia induces a very high level of spin polarization in both
a MoS2 adlayer and a WSe2 monolayer (Fig. 5). The take-away message is that even for a large SOC system like the WSe2 monolayer, the
boundary polarization of chromia induces a high level of polarization.
This means that for small source–drain bias voltages, the carriers that
pass over the ME gate are of necessity, highly spin polarized. Simulations (Fig. 5) indicate an exchange splitting of ~0.5 eV, in the vicinity of the valence band maximum and the Brillouin zone edge, due to
interface polarization. This is more significant than the 150 meV expected for MoS2, but in both cases the result of the very high spin polarization of the chromia boundary layer.
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Induced polarization is evident in graphene on chromia [16], [77]
but graphene is unsuitable in the devices presented here because of
edge scattering, as noted above, and an absence of SOC. The density function theory results are much larger but still consistent with
the observed exchange coupling of WSe2 on the ferromagnet semiconductor CrI3 [78].
V. Conclusion
There are multiple schemes for constructing a ME FET, and the nonvolatility of such a device can be enhanced by combining the ME with
a channel with large SOC. Such devices, as described here have considerable added functionality. Some of these ME FET devices are spintronic devices, without ferromagnetism. Because there is no need to
reverse the magnetization of any FM, even the most simple ME FET
[17], [24] compares well with CMOS [87], with a comparable energy
cost and reduced delay time. We acknowledge that materials other
than chromia exhibit ME switching, such as barium ferrite [88] and the
rare earth ferrites [89], and these too, along with other like materials,
could be used as the ME gate dielectric in place of chromia in the devices discussed here, so long as there is reliable isothermal switching
at room temperature and above, at a low coercive voltage.
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